Three-dimensional content addressable memory with optical interconnection (3D-OCAM) has been proposed for the new parallel processing computer system. The 3D-OCAM is used to control the data transfer among many memory iuy"r, of threedimensional memory LSI in this system. The vertical and horizontal data inspection operations among many memory layers are simultaneously implemented. in BD-OCAM. 
l. Introduction
A multiprocessor system is the most promis_ ing.way to achieve the hidh overall speed in io*putation and to maintain thE syste-,"ii"bility. M;;y CPUs are connected to the iot rrrro' bus thio"gh ,""-spe-ctive cache memories in the bus-connection type multiprocessor system. The cache memorie, whi.h act as common memories are used to share the same d,ata among man{ CPUs. Howeveq i" "ra", to share the data, the data written inio one cache memory are transferred and copied to other cache memories through the common_ bus. As a result, the performance of such bus-connection type mul_ tiprocessor system is limited by the data .LLmnrrication efficiency of the .om*oh brrr. To overcome t$r, pT"Flem, it r,. very useful to implement the par_ allel data transfer among many iache *.*oii.r.
Th"q, we propose to usJthe optical irri"r.orrr""- Fig.4 . The SEM micrograph of 3D-OCAM test circuit is shown in Fig.5 . The test circuit was fabricated using 2um CMOS technology. The inspection opera- It was found that the parallel data inspection with a block data of 1 Kbit through four memory layers was iTp,lemented within 90ns. Thus, the very lqft 1lltuJlel inspection can be achieved by using 3D-OCAM.
Conclusion
The optically coupled three-dimensional content addressable memory (3D-OCAM) was proposed o2q6 TIME (Ps) The test chip of 3D-OCAM was fabricated and its basic inspection operation was successfully demonstrated.
